Skip to content
Atomic Rules Logo
  • Home
  • Products
    • Arkville Data Mover
    • ARDSoC Embedded DPDK
    • TimeServo
    • TimeServoPTP
    • UDP Offload Engine
  • Solutions
    • TK242 Lossless Capture
  • Company
    • About Us
    • News And Events
    • Partners
    • Clients
    • Careers
  • Contact

100GbE and PCIe Gen3 x16 demo – leveraging DPDK for FPGA+CPU computational packet processing

Xilinx, BittWare, and Atomic Rules leveraging Intel Corporation’s DPDK to achieve 150Gbps line rate on mixed FPGA/CPU architecture.

Click to access Xilinx Xcell Daily blog for more details.

atomicrules_dpdk_demo

Posted in News

Posts navigation

← BittWare and Atomic Rules announce an FPGA-based UDP Offload Engine IP Core for 10/25/50/100 GbE
Atomic Rules COTS Journal Article: Internet Transport Protocols Contend for Military Interconnect Role →
Atomic Rules Logo

© 2023 Atomic Rules. All Rights Reserved.

Get In Touch!

+1 844.452.6232

Atomic Rules LLC
287 Chester Rd
Auburn, NH 03032

Additional Resources

Contact Us

About Us

 

Scroll To Top